Home » News » Design » EDA and IP (page 5)

EDA and IP

SiTime buys Aura Semi’s clock products and licenses Aura’s clock IP

IMG_2756-300x200.jpeg

SiTime is to acquire the clock products of Aura Semiconductor and license all of its clock IP in an all-cash transaction, comprised of fixed payments totaling $148 million, and earnouts capped at $120 million. “SiTime’s vision is to transform all categories of the $10 billion timing market,” said Rajesh Vashist, CEO and chairman of SiTime, “since our IPO in 2019, ...

Fraunhofer IESE partners for AI chip network-on-chip architecture

Arteris FlexNoC graphic

Faster on-die memory access for AI processing could spring from a collaboration between network-on-chip intellectual property company Arteris and the Fraunhofer Institute for Experimental Software Engineering (Fraunhofer IESE). Memory access is important with neural network algorithms as their execution requires large quantities of data to be transferred between processing elements and memory, increasing emphasis on the performance of the access ...

SiFive’s high-performance RISC-Vs for AI and machine learning

SiFive-Performance-P800-Series

SiFive has announced a pair of high-end RISC-V cores for AI and machine learning in consumer, automotive and infrastructure markets. “Performance P870 and Intelligence X390 offer a new level of low power compute density and vector compute capability, and when combined provide performance for data intensive compute,” according to the company, which is advocating combining the general-purpose scalar P870 with ...

DVCon Europe celebrates 10th anniversary in Munich in November

MichaelaBlott-Xilinx-300x200.jpg

DVCon Europe, the Design and Verification Conference & Exhibition Europe, is celebrating its 10th anniversary this year. The event centres on the application of languages, tools and IP for the design and verification of electronic systems and ICs. Two keynote speakers have been confirmed. Philippe Notton, CEO and funder of SiPearl and Michaela Blott, senior fellow at AMD Research (pictured) ...

Codasip offers Siemens’ Tessent Enhance Trace Encoder

Codasip_for-EW-300x200.jpg

Codasip, RISC-V Custom Compute specialist, now offers Siemens EDA’s Tessent Enhanced Trace Encoder product with its customisable RISC-V cores, allowing developers to trace and debug issues between silicon and software, and understand real-time behaviour of designs based on Codasip processors System designers can use the Codasip Studio  toolchain to find the best software and hardware trade-offs and achieve optimal features ...

Accellera sets the date for multi-domain simulation discussions

Accellera-logo-300x200.jpg

In an effort to create and standardise an open api (application programming interface), multi-domain simulation framework across different industries, Accellera Systems Initiative, has announced a Federated Simulation Standard proposed working group. Its first meeting to “gather input and discuss expectations” will be held in Toulouse, France on 25 and 26 September. Different industries, for example avionics, space, semiconductor, automotive and ...

Intel and Synopsys to build IP portfolio for 3nm & 18A

Neon-300x200.jpeg

Intel and Synopsys are to develop IP on Intel 3 and Intel 18A for Intel’s foundry customers. The availability of  IP on Intel advanced process nodes is intended to create a more robust offering for IFS customers. As part of the transaction, Synopsys will enable a range of its standardised interface IP portfolio on Intel’s  process technologies. As a result, ...

AI accelerates design automation

DAC-1-300x173.jpg

Design tools made room for AI at this year’s DAC, as electronic design automation companies integrate the technology to automation, analyse and accelerate designs, reports Caroline Hayes. Siemens Digital Industries software tied two themes of the Design Automation Conference (DAC) together in one new product when it announced Solido Design Environment, an artificial intelligence (AI) -powered IC design and verification ...

Ceva adds cores and generative AI to neural processing IP portfolio

Ceva NeuPro-M neural processing IP

Ceva has filled-out its NeuPro-M family of neural processing units, and boosted its architecture for generative AI algorithms. “NeuPro-M NPU architecture and tools have been redesigned to support transformer networks in addition to convolutional neural networks,” according to the company. “This enables applications leveraging the capabilities of generative and classic AI to be developed and run on the NeuPro-M NPU.” ...

Viewpoint: Peace breaks out in robotic patents war?

Colour-Alex-Ford-300x200.jpg

The robotic patents war is not over but disputes don’t have to reach court, writes Alexander Ford of Withers & Rogers, in the wake of the Ocado and AutoStore settlement. Following a three-year-long legal dispute over alleged patent infringement, Ocado and Norwegian robotic tech company, AutoStore, have reached an out-of-court settlement. But the robot patent war is far from being ...