FPGA / PLD

The latest Electronics Weekly product news on FPGA (field-programmable gate array) and PLD (programmable logic device) devices to be (re)configured by a user after manufacturing.

CPLD has 304MHz top speed

Posted on 21st July 2004 | Modified on 21st July 2004 FPGA / PLD Leave a comment

Look-up-table based complex PLD has equivalent of 980 macrocells

Rad-hard FPGA has built-in single event upset protection

Posted on 4th May 2004 | Modified on 4th May 2004 FPGA / PLD Leave a comment

from our Products Desk

Page 17 of 17« First...10 «13 14 15 1617

FPGA / PLD

CPLD has 304MHz top speed

Rad-hard FPGA has built-in single event upset protection

Work Break

Sudoku