Home » News » Design » EDA and IP (page 12)

EDA and IP

Use USB or PCIe to test ICs at the fab or back-end

Advantest Link_Scale_USB_030

Advantest is aiming at software-based functional testing and USB/PCIe scan testing of ICs with USB and PCIe ‘Link Scale’ digital channel cards for its V93000 Smart Scale or V93000 EXA Scale Systems. USB version “Many of today’s complex SoCs, microprocessors, graphics processors and AI accelerators incorporate high-speed digital interfaces such as USB or PCIe.,” according to the company. “The Link Scale ...

Imagination adds hardware ray tracing to new GPU flagship

Imagination CXT RT3 GPU block

Imagination Technologies has announced its most powerful GPU yet. Aimed at mobiles as well as automotive, cloud and desktop use, it has been dubbed IMG CXT, and includes the first outing of the company’s ‘Photon’ ray tracing architecture. “By adding Photon hardware ray tracing, IMG CXT represents a jump in GPU IP, delivering incredible performance for games and other graphical ...

Infineon adds Matter smart home support for PSoC 6 and Airoc product lines

Infineon smart home

Infineon has announced software support the ‘Matter’ smart home protocol. “Many smart home products use Infineon’s Airoc Wi-Fi, Airoc Bluetooth, and PSoC 6 microcontroller products,” according to the company. “In this regard, support for Matter in Infineon’s ModusToolbox software and tools is an important milestone for the adoption of the emerging standard.” Matter came out of the Zigbee Alliance as it rebranded ...

Arm offers cloud-based virtual Cortex-M hardware, and a security framework

Arm total solutions for IoT

To allow early software development, Arm is offering cloud-based simulation of some of its standard Cortex-M SoC configurations. At the same time, it has created a standards-based model for creating secure IoT devices built around Cortex-M processors. Cloud-based SoC emulation for Cortex-M Dubbed ‘Arm Virtual Hardware’, the cloud-based simulators are aimed at software developers, OEMs and service providers, and will ...

DVCon Europe 2021 announces extra keynotes and a VR format

Petra_Farm_DVConEurope2000-crop-300x200.jpg

The Design and Verification Conference and Exhibition (DVCon Europe) takes place on Tuesday and Wednesday 26-27 October and SystemC Evolution Day will be Thursday 28 October. The event, sponsored by Accellera Systems Initiative, the EDA standard organisation, will be a 3D VR environment. Avatars will mingle in a virtual conference centre, with tantalising glimpses of Munich to be seen through ...

Aprisa physical design software upgraded

9BDDD0D5-053D-4A14-B1D7-395F9A902F41-300x200.jpeg

Siemens Digital’s  latest release of its Aprisa physical design software – Aprisa 21.R1 – is now available. Improvements include: • Average full-flow runtime reduction of 30% compared to the previous release, and up to 2X faster runtimes for larger, more challenging designs. • Enhancements to all major place-and-route engines, from placement optimization to clock tree synthesis (CTS) optimization, route optimization ...

Green Hills covers Risc-V with Integrity

Green Hills Integrity for RISC-V RGB

Green Hills Software has announced a version of its safety and security-enhanced Integrity real-time operating system for RISC-V. The RTOS is integrated with hardware boards from Microchip (PolarFire Icicle kit) and SiFive (HiFive Unmatched board), processor intellectual property from SiFive and can be used with Microchip’s PolarFireSoC and Mi-V ecosystem. “The integration of safety and security-critical RTOS Integrity into SiFive ...

Cadence announces 3D IC design platform

Cadence Integrity

Cadence has announced what it claims is “industry’s first comprehensive high-capacity 3D IC platform that integrates 3D design planning, implementation and system analysis in a single unified cockpit.” It is called ‘Integrity 3D-IC’ and is said underpin the company’s third-generation 3D IC solution, providing power, performance and area for individual chiplets through integrated thermal, power and static timing analysis capabilities. ...

Security software protects at pre-silicon stage

FortifyIQ_30-09-2021-300x200.png

Pre-silicon security verification during the chip design stage can avoid time-consuming analysis and correction of security vulnerabilities for a manufactured device. It can also avoid potential re-spins and production delays, says FortifyIQ. The company has developed two software suites  which simulate some of the ‘popular’ methods of cyberattack. SideChannel Studio simulates side-channel attacks whereby cyber criminals measure physical characteristics, such as power ...

Power integrity software provides full chip analysis

Siemens_29-09-2021-300x200.jpg

Believed to be the first electromigration/voltage drop (EM/IR) tool for both analogue and digital methodologies, mPower has been released by Siemens Digital Industries. The tool marks Siemens’ entry into the IC power analysis market, capable of power integrity analysis for analogue, digital and mixed-signal IC designs. It is also scalable and uses industry standard inputs and interfaces. Power integrity analysis ...